High-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems

30 Apr 2018 Ausavarungnirun Rachata Loh Gabriel H. Subramanian Lavanya Chang Kevin Mutlu Onur

When multiple processor cores (CPUs) and a GPU integrated together on the same chip share the off-chip DRAM, requests from the GPU can heavily interfere with requests from the CPUs, leading to low system performance and starvation of cores. Unfortunately, state-of-the-art memory scheduling algorithms are ineffective at solving this problem due to the very large amount of GPU memory traffic, unless a very large and costly request buffer is employed to provide these algorithms with enough visibility across the global request stream... (read more)

PDF Abstract
No code implementations yet. Submit your code now

Categories


  • HARDWARE ARCHITECTURE